Dataflow-Functional High-Level Synthesis for Coarse-Grained Reconfigurable Accelerators
نویسندگان
چکیده
منابع مشابه
Coarse Grained Reconfigurable Architecture
This paper examines the challenges of mapping applications on to a Coarsegrained reconfigurable architecture (CGRA). Through crowd sourcing through a simple game and using the movement data from successful players the research project plans to produce better mappings, or improve existing algorithms through common patterns by the most successful players. This paper also examines the case studies...
متن کاملBuffer Minimization In RTL Synthesis From Coarse-grained Dataflow Specification
This paper concerns area-efficient automatic hardware architecture synthesis and its optimization from dataflow graph(DFG) specification for fast HW/SW cosynthesis. A node in a DFG represents a coarse grain computation block such as FIR and DCT and a port in a block may consume multiple data samples per invocation, which distinguishes our approach from conventional behavioral synthesis and comp...
متن کاملPower Exploration for Functional Units in Coarse-Grained Reconfigurable Arrays
Spatially tiled architectures such as CGRAs are robust architectural choices for accelerating applications in the DSP, scientific computing, and embedded domains. In the embedded application domain in particular, CGRAs offer a low power alternative to FPGAs by providing coarse-grained word-level computation resources as opposed to FPGAs’ fine-grained bit-level LUTs. This key difference provides...
متن کاملCompiling for Coarse-Grained Reconfigurable Architectures based on dataflow execution paradigm
Coarse-Grained Reconfigurable Architectures(CGRAs) can be employed for accelerating computational workloads that demand both flexibility and performance. CGRAs comprise a set of computation elements interconnected using a network and this interconnection of computation elements is referred to as a reconfigurable fabric. The size of application that can be accommodated on the reconfigurable fabr...
متن کاملCoarse-Grained Reconfigurable Array Architectures
Coarse-Grained Reconfigurable Array (CGRA) architectures accelerate the same inner loops that benefit from the high ILP support in VLIW architectures. By executing non-loop code on other cores, however, CGRAs can focus on such loops to execute them more efficiently. This chapter discusses the basic principles of CGRAs, and the wide range of design options available to a CGRA designer, covering ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Embedded Systems Letters
سال: 2019
ISSN: 1943-0663,1943-0671
DOI: 10.1109/les.2018.2882989